

**PLLatinum Sim User Guide** 

Last Updated 5/16/2025

Date	Author	Descriptions
1/30/2022	Dean Banerjee	Initial Document Created
		Updated Active Filter Information
4/4/2022	Dean Banerjee	Updated N Divider Fractional Settings
		Updated Spur Section
8/29/2022	Dean Banerjee	Added cascaded simulation descriptions.
		Updated discrete lock time modeling descriptions.
4/21/2023	Dean Banerjee	Added updates for Fastlock, update pictures for phase
		noise & filter
4/1/2024	Dean Banerjee	Added cascade noise analysis
5/16/2025	Dean Banerjee	Updated phase noise for UsePoints option

# **Table of Contents**

1	HIGH LEVEL OVERVIEW	5
1.1	Scope of PLLatinum Sim	5
1.2	TYPICAL SIMULATION ACCURACY	5
1.3	Feature Level	6
1.4	Tool Tips and Warning Boxes	7
1.5	OTHER RESOURCES THAT INTERACT WELL WITH PLLATINUM SIM	7
1.6	HELP BOXES WITH BUILT IN HELP	7
2	MENU OPTIONS	9
2.1	FILE	9
2.2	Options	9
2.3	DATA EXPORT	g
2.4	Resources	9
2.5	HELP	g
3	Select Device Tab	10
3.1	OPTIONALLY ENTER THE FREQUENCY, DEVICE TYPE, FEATURES, AND USE SCROLL BARS	10
3.2	CLICK ON THE DEVICE, CONFIGURE THE DEVICE, CASCADE NOISE IF DESIRED AND PRESS "LOAD DEVICE" BUTTON	10
4	MAIN DIAGRAM	11
4.1	MENU OPTIONS FOR MAIN DIAGRAM	11
4.2	FEATURE LEVEL, MAX CALCULATION TIME, AND LOOP GAIN CHANGE	11
4.3	N Divider Fractional Settings	12
5	FILTER DESIGNER TAB	13
5.1	DESIGN TIPS AND SIMULATION SHOWN	13
5.3	FILTER ORDER AND FILTER TYPE	14
5.4	FILTER TYPE	14
5.5	FILTER PARAMETERS	15
5.6	Restrict Components	16
5.7	THE ADVANCED OPTIMIZER	18
6	Phase Noise Tab	20
6.1	Phase Noise Tips	21
6.2	LOADING PHASE NOISE TRACES	21
6.2.	1 GENERAL METHOD OF LOADING PHASE NOISE TRACES	21
6.3	GRAPH SETTINGS & COMPARISON TRACE	21
6.4	TOTAL PHASE NOISE AT OFFSETS	22
6.5		22
6.6	INTEGRATED NOISE AND UTHER NOISE METRICS	22
0./ c o		22
0.0 6 8		23
6.8.	2Use Metrics Option	23
7	Spurs Tar	25
<b>7</b> 1		25
7.1 7.2	SPOR CHARLAND DECOMPOSITION CHARL	25
,.2 7 3	SPLIRS BOX	20
7.4	Integrated Spur Metrics	26
7.5	Spur Mechanisms	26
7.6	Spur Diagnostics	27
7.7	MASH SEEDS	27

8	LOCК ТІМЕ ТАВ	28
8.1	LOCK TIME FREQUENCY AND PHASE CHART	29
8.2	LOCК ТІМЕ ТІРS	29
8.3	GRAPH SETTINGS AND COMPARISON TRACE	30
8.4	VCO CALIBRATION TIME	30
8.5	Phase Response Box	30
8.6	DISCRETE TIME MODELING OF LOCK TIME	31
8.6.	1 TRANSIENT PHASE RESPONSE FOR DISCRETE MODELING OF LOCK TIME	32
8.6.2	2 Nonlinear Modeling of the Charge Pump	33
8.7	FASTLOCK	35
9	BODE PLOT TAB	36
9.1	GRAPH AND POLES AND TIME CONSTANTS	36

# 1 High Level Overview

## 1.1 Scope of PLLatinum Sim

- Select Devices by specifying criteria such as output frequency, required features, device type, current, chip area, and noise performance. These criteria are focused on the PLL in the device. At the time of these instructions being written, buffers & divider buffers are just starting to be added. The device selection is focused on the PLL portion of integrated devices. For instance, for a device with integrated PLL + Mixer (LMX8410L), the tool only focuses on the PLL portion of this device
- Set Up Devices on the main setup tab. This includes frequencies, charge pump current, option to manually enter loop filter components, and more. There is some feedback given regarding frequencies and divider ranges if they are not legal for a device, but the diagram is a high-level abstracted view of the device and does not include the full complexity of devices. In order to see the full detail of a device, use the Texas Instruments TICSPro tool that has more detailed device level diagrams and also generates registers
- **Design Loop Filter** based on loop bandwidth and optionally parameters such as phase margin, gamma, and pole ratios. An advanced optimizer also can design based on optimizing one parameter subject to constraints, such as designing for the lowest possible jitter subject to the constraint that the phase noise at 1 MHz offset is -120 dBc/Hz or better
- **Simulate Loop Filter** for phase noise, spurs (including fractional spurs), lock time (including VCO calibration options for discrete time modeling), and bode plot. The simulations are very powerful and based on mathematical models that use performance indices that are extracted from actual measurement during characterization of the device.

## **1.2** Typical Simulation Accuracy

The actual performance can vary from the simulation and can also vary over process, voltage, and temperature. There will be some mismatch between simulation and actual and this can vary significantly based on setup conditions. *This table is only a rough estimate and simulation accuracy results will vary with setup and with the device being simulated.* 

Tab	Parameter	Typical Simulation Accuracy	Common Factors Leading to Simulation Accuracy Greater than Stated Value
Filter Design	Loop Bandwidth	<10%	<ul> <li>VCO gain, charge pump gain, or loop filter components stated in simulation not matching the actual values</li> <li>For active filters, non-ideal op-amp properties</li> </ul>
Phase Noise	Spot phase noise	<2 dB	<ul> <li>Input reference noise not entered correctly or not at all</li> <li>Slow slew rate on input reference</li> <li>VCO high order capacitor too small (tool gives warning)</li> </ul>
Spurs	All spurs	<15 dB	<ul> <li>Slow slew rate on input reference</li> <li>Crosstalk on board/power supply</li> <li>Multiple factors not modeled impacting spur at same offset</li> <li>Comment: Simulation/Actual mismatch can vary wildly based on spur type and setup. For a given spur and setup, variation is typically &lt;5 dB, but spurs are very sensitive to setup, and PLLatinum Sim does not model all of this</li> </ul>
Lask	VCO Calibration Time	<15%	<ul> <li>VCO programmable settings</li> <li>Board/supply pin crosstalk</li> <li>The models themselves.</li> </ul>
LOCK Time	Analog Lock time	<15%	<ul> <li>Mismatch for Kvco, Kpd, or components</li> <li>Railing at power supply</li> <li>Discrete phase detector sampling action</li> <li>Dielectric absorption in capacitors</li> </ul>



The Feature Level allows the user to select the details shown. Selection the Advanced option will show the maximum details, although this may be overwhelming to the user. For this reason, there are also the Intermediate and Simple feature levels that hide details and make assumptions about the parameters that are hidden. In the Simple feature level, far less details are shown and assumptions are made about parameters that are not show.

What	Basic Feature Lovel	Intermediate	Advanced		
vvnat	Basic Feature Lever	Feature Level	Feature Level		
Monu Par	Load/Save Design, Import from TICSPro, Options for Main Diagram and Filter Designer Tab,				
IVIETIU Dat	Export Design to Excel and traces a	as text files, Links to help and	product folders and E2E.		
Dart Solaction Tab	Selects the device based on Allows use to also screen based on current, PLL figure of				
	frequency, device type, and features	merit, VCO figure of merit, a	and Package size		
	Sat up the frequencies and settings		Fractional Settings and		
Main Diagram	for the selected device	VCO Core selection	input path		
			Input Path		
	Design loop filter based on loop		Choose pole ratios and		
Filtor Designer Tab	bandwidth. Allows passive and	Also choose loop	gamma optimization		
Filler Designer Tab	active filters and theoretical ideal	bandwidth	factor.		
	filters		Advanced filter optimizer.		
	Model phase noise and jitter. Set up	Phase noise import, other	Distribution noth noise		
Phase Noise Tab	graph and integration limits. Graph	integrated noise metrics,	VCO paiso matric override		
	phase noise based on causes.	spot phase noise	veo noise metric override		
			MASH_Seed, Spur		
Spurs tab	Graph setup	Integrated spur metrics	mechanisms, spur		
			decomposition chart		
	Graph Setup		Lock Time to Phase		
Lock Time Tab	Analog Lock time	VCO Calibration Start	Discrete Lock Time		
	VCO Calibration		modeling		
Bode Plot Tab	Graph Setup	Parameters Spot Metrics	Closed Loop Parameters		

Pictures in this document are shown using the Advanced Feature Level in order to show all of the capability. Realize that in Basic or Intermediate Feature Level, some features will not be visible.

Find         Find           2000         MHz           Fone         Fone	Several controls and entry boxes will show tool tips when the mouse pointer hovers over them.
C2 E8 af # R2 0.0681 kD *XXABr/j p*	Boxes that change yellow means there is a warning, red means a more severe warning. Mouse over the box to see the warning. If no warning message appears, try selecting the box and pressing <enter>.</enter>

## 1.5 Other Resources that Interact well with PLLatinum Sim

- *PLL Performance, Simulation, and Design* by Dean Banerjee includes formulas and concepts that PLLatinum Sim is based off of
- The Texas Instruments TICSPro tool is excellent for configuring registers and PLLatinum Sim supports importing TICSPro files for many Texas Instruments devices

## 1.6 Help Boxes with Built in Help

Filter Parameters ?	The PLLatinum Sim tool is being upgraded often and it includes
Calculate Loop Filter	useful, context sensitive built in help based on the user level
Design Target Actual	settings of the device. The tool may be updated after these
Loop Bandwidth 200 kHz Auto 113.8943 kHz	instructions are created, but the online help will get upgraded with
	the tool. There are a great many concepts that are not obvious.
	Do NOT forget to click on the "?" for help!

Simple Feature Level	Intermediate Feature Level	Advanced Feature Level
TIPLLatinumSim X	TIPLLatinumSim X	TIPLLatinumSim ×
TPLLatinumSim X The loop filter is designed by using the specified design parameters in order to calculate component values. If unsure how to choose a parameter, (is the "Auto" box and let the program decide. Sider bars are shown whenver the auto is unchecked and the instant calculation option is enabled in the menu (deciduu). Loop Bandwidh: This is the cal alwaign parameter. A wider loop bandwidth is better for faster lock time, but may be worse for spurs. Choosing the loop bandwidth where the PL and VCD noise meet is a good starting point for optimal jitter. M	TIPLLatinumSim X The loop filter is designed by using the specified design parameters in order to calculate component values. If unsure how to choose a parameter, click the 'Auto' box and let the program decide. The Auto Parameter Strategy combo box allows the user to select what criteria is used to determine the settings for the parameters when the Auto checkbox is shose. Silder bars are shown wherever the auto is unchecked and the instant calculation option is enabled in the menu (default). Loop Bandwidth: This is the bandwidth of the closed loop transfer function and the most critical design parameter. A wider loop bandwidth is better for faster look time, but may be worse for spurs. Choosing the loop bandwidth where the PL and VCO noise meet is a good starting point for optimal jitter. Phase Margin: This is 100 degrees minus the open loop phase at the loop bandwidth. Higher loop bandwidth tends to be more stable and less peaking, but More and the longer look times.	TIPLLatinumSim       ×         The loop filter is designed by using the specified design parameters in order to calculate component values. If unsure how to choose a parameter, click the 'Auto' box and let the program decide.         The Auto Parameter Strategy combo box allows the user to select what criteria is used to determine the settings for the parameters when the Auto checkon is shown.         Sidebars are shown where the optimize combo box is set to disable, using using using the determine the settings for the parameters when the Auto checkon is shown.         Sidebars are shown where the optimize combo box is set to disable, using using using the closed loop transfer function and the more is enabled (default).         Loop Bandwidth:         This is the bandwidth of the closed loop transfer function and the most critical design parameter. A wide loop bandwidth is better for faster lock time, but may be worse for spurs. Choosing the loop bandwidth, higher loop bandwidth tends to be more stable and less peaking, but may lead to longer lock times.         Gamma:       Gamma= 1 yields maximum phase margin at the loop bandwidth, but changing this sometimes helps shape the VCO noise or make a filter better accomodate integrated components.         TAT1 Ratio Grid and 4th Order Filters Only:       The fail of the pole T3 to the pole T3. Setting this to 100% yields maximum attenuation, but is unrealizable for passive filters.         TAT3 Ratio (dth Order Filters Conly:       The fail of the pole T4 to the vCO, assuming that this value is no integrated. By making this soue nonzero and not blank, the filter design bas the use op bandwidth to make this capacitor at least this large. <td< td=""></td<>
		OK

Many of these help boxes have very comprehensive and context sensitive help. There are many concepts that are complicated that are explained in these text boxes. The help box for the N divider is a good example.



# 2 Menu Options

## 2.1 File

	Load Design/Save Design allows a file to be loaded or saved in a *.sim format (a format specific
	to PLLatinum Sim). If an older version of a saved file is detected, then PLLatinum Sim will convert
💽 PLLatinum Sim	it and alert the user
File Options Data Export	Interface with TICSPro allows a TICSPro file (*.tcs format) to be imported so that the
Load Design Save Design	frequencies, formats, charge pump current, and other features mainly on the main setup screen
Interface with TICSPro	can be updated. There is also an option to "Add Filter to TICSPRo". This option just adds the
Exit	loop filter information to the *.tcs file from TICSPro. So that a single file can have the loop filter
	information and programmable settings. However, this does nothing special when it is loaded
	in TICSPro.

## 2.2 Options

These options are straightforward and many of them have been already discussed. Then can be enabled or disabled.

	<i>Main Diagram</i> The top four options apply to the main diagram. The defaults are
PLLatinum Sim     File Options Data Export Resources Help	that it updates frequencies, performance, simulations, and fractions to lowest
Main Diagram Links Frequencies with Dividers	terms. But sometimes this is undesirable, so this feature can be disabled.
Main Diagram Opdates Performance Weaks	Filter Designer Calculates with Parameter Updates will automatically calculate the
✓ Main Diagram Reduces Fraction to Lowest Terms Fos ✓ Filter Designer Calculates with Parameter Updates	loop filter when a parameter is changed without requiring the user to press the
	"Calculate Loop Filter" button

## 2.3 Data Export

💽 PLLatinum Sim			Export to Excel exports the whole design into one elegant workbook with
File Options	Data Export Resources	He	separate tabs for each tab. As a bonus, it gives some additional information
	Export Data to Excel		not in the GUI, such as the MASH sequence for fractional divides
	Export Trace	۲.	<i>Export Trace</i> exports phase noise and lock time traces as text files

## 2.4 Resources

PLLatinum Sim File Options Data Export Go to Product Folder Go to Product Folder Order Device(EVM V V V V V V V V V V V V V V V V V V	The resources menu option has links to product folders and websites. The <b>Search TI E2E</b> forums option automatically goes to the Texas Instruments E2E (Engineer to Engineer) website and searches for posts on the currently selected device.
---	---

## 2.5 Help

PLLatinum Sim File Options DataExport Resources Help Users Guide About	About PLLatinum Sim X PLLatinum Sim Texas Instruments Copyright © Texas Instruments, 2022 Program Version: 18.2.0 DataBase Version: 2022_3_22 ØK	Help-> Users Guide opens the users guide from the program. Help->About option displays the program version information. The program version gives an indication of when the source code of the program was updated. There is also a database version that indicates when the database was updated as it is possible for the PLLatinum Sim database to be updated without updating the source code.
--	--	--

# 3 Select Device Tab

## 3.1 Optionally enter the frequency, device type, features, and use scroll bars

Select Device Filter Designer Phi Specify Device Selection Crite Frequency Fixed O Tunable 5	ase Noise Spurs Look eria Clear Filters Ch 541 MHz All SV C Dest Frac Frac Exter Mult Herc	Time Bode Plot OOSE Device Type Devices Ck Required Features Charge Pump Ibution Mode Itonal PLL grated VCO mail VCO Option iple Output iple PLL Device	To search devices, a fixed or tunable frequency may be entered, but is not required. It is also possible to use the
Select a Device	Device Description Wideband Synthesizer (45-22600 PLL Description: PLL(VCO1) VCO Description: Multicore VCO Output Description: Dual Differential Open Drain Outp Cascade Noise from Previous Load Device	MHz) PLL(VC01) VC01	slider bars to screen for current, PLL figure of merit, VCO figure of merit, or package size. Using these tools, one can quickly narrow down the device choices for the application.

## 3.2 Click on the device, configure the device, cascade noise if desired and press "Load Device" button

Select a Device           LMx2572LP           LMx2592           LMx2594           LMx2594           LMx2595           LMx2615           LMx2624           LMx2820           LMx2820           LMx28410L           Custom	Device Description         Wideband Synthesizer (45-22600 MHz)         PLL Description:         PLL(VCO7)         VCO Description:         Multicore VCO         Output Description:         Dual Differential Open Drain Outputs         Cascade Noise from Previous Device ?         Load Device	Configure Device ? PLL(VC07)  VC07  V	<ul> <li>When a device is clicked on, the configure device box may appear and it may show different options. A default option is selected, but can be changed. This default is based on choosing a PLL and VCO core that hits the desired frequencies. For multi-core VCO devices, one can select the core. For devices with more than one PLL, you can choose which PLL. Be sure this is the correct PLL before you press the "Load Device" button.</li> <li>For dual PLLs or dual loop jitter cleaners, be sure the desired PLL is selected. You can only simulate one PLL at a time.</li> </ul>
Cascade Noise from Previous Device ? Load Device		evice ?	If the "Cascascade Noise from Previous Device" option is checked a the time that the <load device=""> button is pressed, then phase noise and frequency for the output at the time before the <load device=""> button was pressed becomes the frequency and imported phase noise for the new Fosc frequency after the <load device=""> button is pressed.</load></load></load>

# 4 Main Diagram

<b>_</b>		5650 to 11300 MHz
<b>→</b> - x 2 Fpd	Kpd           00 MHz         15.4 ∨           mA         CPout	<sup>83</sup> W 9068.2 MH Fvco
Fosc Input Path ? 100 MHz Input Multiplier 2 ~	Loop Filter Components	VCO Characteristics Kyco 135.7 MHz/V
Feature Level	C1 0.47 nF	V600-
◯ Simple	C2 68 nF R2 0.0681 kt	Ω VCOCap /0 pF
O Intermediate	C3 2.2 nF R3 0.0182 kt	Ω
Advanced		
Max. Calculation Time 60 s Loop Gain Change ? -5.5 %	÷ 45.341	
N	Divider Fractional Settings ?	
M 3	ASH Order Randominzation 0 %	

Frequencies, loop filter component values, charge pump gain, divide/multiply values, VCO characteristics, and N divider settings can be entered in the white boxes. Output format, input multiplier, and charge pump gain (also can be directly entered) can be selected from a list of options. Divide and multiply signs can be toggled by clicking on them.

When the loop filter is designed, these components are updated. It is also possible to enter the existing components and conditions for an existing design in order to simulate its performance.

Note that this setup is with the LMX2820 and is used in many of the examples in this document.

## 4.1 Menu Options for Main Diagram

However, if the GUI is fighting your entries, you can disable the options in the main menu. The top 4 options on the menu apply to the main diagram; the last one applies to the filter designer tab.

	Main Diagram Links Frequencies with Divides causes any update of a
	frequency on the main screen to update the divides (or multiplies) and the
	other way around as well. In some cases, such as when the VCO frequency is
	mixed down before going to the N divider, this option needs to be disabled.
S PLLatinum Sim	Main Diagram Updates Performance Metrics causes updates on the main
File Options Data Export Resources Help Main Diagram Links Frequencies with Divides	screen such as frequencies, divides, charge pump gain, VCO core, MASH
Main Diagram Updates Performance Metrics     Main Diagram Updates Simulations     Main Diagram Reduces Fraction to Lowest Terms	Order, and output format to update performance metrics.
	Main Diagram Updates Simulations causes any update of a frequency on the
Fos Filter Designer Calculates with Parameter Updates	main to trigger simulations to be calculated. If the simulation takes a long
	time, then it might make sense to disable this option
	Main Diagram Reduces Fractions to Lowest Terms reduces fractions to lowest
	terms. In cases where there is simulation value in not reducing the fraction,
	such as a nonzero MASH_SEED, it may make sense to disable this option.

## 4.2 Feature Level, Max Calculation Time, and Loop Gain Change

- Feature Level allows user to show more or less details. Default values are set for unseen parameters
- *Max. Calculation Time* limits the amount of time that is allowed for the advanced filter optimizer, fractional spur calculations, and discrete lock time modeling.
- Loop Gain Change: This gives an indication of how much the loop gain (Kpd\*Kvco/N) has changed from the value when the filter was designed. A large change suggests that the filter may be unoptimized and one should re-design the loop filter or adjust the charge pump gain to compensate for the change in loop gain.

## 4.3 N Divider Fractional Settings

The N divider shown is a calculated value and can be the combination of several components including the PreN divider and fractional circuitry.

- **PreN Divider** is a fixed divider that some devices have that contributes to the total N divide value. These are sometimes necessary to reduce the frequency or for phase synchronization. A PreN divider can impact the impact of the fraction and fractional spurs
- **MASH Order** is the order of the fractional modulator. This impacts spur levels and offsets. One can change this and dynamically see the impact it has on phase noise and spurs.
- **Randomization** is an abstract concept necessary that represents how well the fraction is randomized and is necessary for the modeling of fractional noise and spurs. There is no programmable setting in devices called "Randomization" and there is no simple closed form equation to calculate "% randomization". Randomization relates to how long the fractional sequence is before it repeats and this can be increased in devices by using dithering, nonzero MASH\_SEED, or representing the fraction in larger irreducible terms. In general, reduced fractional denominator larger than one million or even one billion would be needed to be considered 100% randomized. In most cases, it makes sense to represent randomization as either 0% or 100%, but there might be some cases where an intermediate value might make sense. Also, the ability to move the slider bar to intermediate states gives the user a more visual understanding of the impact of dithering. The following table gives an idea of how randomization might be chosen.
- **Fnum and Fden** represent the fractional numerator and denominator. They are reduced to lowest terms if so instructed by the menu option. This is done by dividing out the greatest common divisor of Fnum and Fden.

For the purposes of fractional spur calculations only, the fraction is reduced internally to lowest terms, however, the greatest common divisor must also divide MASH\_SEED. The fraction may also be internally reduced when calculating spurs. For the spur calculations, the fraction is reduced to lowest terms, but after this, there is a limit to the denominator size based on the MASH\_ORDER and factors in the reduced fractional denominator.

		Maximum Fraction Denominator for Spur Calculations			
		MASH_ORDER=1	MASH_ORDER=2	MASH_ORDER=3	MASH_ORDER=4
	Not divisible	64000	64000	64000	64000
	by 2 or 3	04000	04000	04000	04000
ed nal ator	Divisible by 2,	64000	32000	32000	16000
uc tio	but not 3				
Red Fract Denon	Divisible by 3, but not 2	64000	64000	21333	21333
_	Divisible by both 2 and 3	64000	32000	10666	5333

Below is a table with some examples one might model actual fractional settings in PLLatinum Sim.

Actual Device Settings	PLLatinum Sim Representation
Fraction = 1/1000	Fnum=1
Fraction = 1000000/100000000	Fden=1000
MASH_SEED=0	Randomomization=0%
Fraction = 1000000/100000000	
MASH_SEED=1	Fnum-1
Fraction = 1000000/100000000	
Dithering Mode = Strong Dithering	Fuen = 1000
Fraction = 1000000/100000001	Randomonization-100%
MASH_SEED=0	
$F_{raction} = 1001/1000000$	Fnum = 1
FIACTION - 1001/1000000	Fden = 1000
	Randomization = 50%

# 5 Filter Designer Tab

Select Device         Filter Designer         Phase Noise         Spurs         Lock Time           Simulation Shown         Phase Noise         LMX2820 Design Tips         Filter Architecture         Filter Type           Filter Architecture         Filter Type         Auto Parameter Strategy         Optimize Jitter         Optimize Jitter         V           Calculate Loop Filter         Optimize Jitter         Optimize Jitter         V         Auto         419.8079 kHz           Phase Margin         70 deg         Auto         55.045 deg         Gamma         0.24         Auto         7.0675           T3/T1 Ratio         20         %         Auto         2.7913 %         %	ock Time     Bode Plot       ips     Restrict Components       C1     nF       C2     nF       R2     kΩ       C3     nF       R3     kΩ       Smart force selected values       Performance Summary       Setup Conditions other Tabs       Optimize       Disabled       Nameter       Achieved       Ware feb	The Filter Designer tab gives maximum power for filter optimization. Note tha in Advanced Mode, the "Performanc Summary" group box changes to the optimizer settings when the "Optimize
Min. High Order Cap 1500 pF Actual 2200 pF Capacitor Value Step 10% V Resistor Value Step 10% V Design Warnings 2	Phase Noise at MKR1     -99.9       Phase Noise at MKR2     -109.7       Phase Noise at MKR3     -118.3       Total Lock Time     56.6	"Disabled".

## 5.1 Design Tips and Simulation Shown

Select Device Filter Designer Phase Noise Spurs Lock Time Simulation Shown Phase Noise V LMX2820 Design Tips	Device Specific Loop Filter Design Tips X Filter Design Comments: 1. The charge pump gain is programmable. Consider using the highest gain for best PLL phase noise. 2. When used in tractional mode, the noise of the delta sigma modulator peaks around haid of the phase detector frequency. If this
The <b>Design Tips</b> box gives part specific loop filter design information when clicked.	1.3. This diver has a minimum high order capacitance. What this means is that if the capacitor closest to the VCO is too small, there can be phase noise degradation in the 200kts 1. This transe. If this value is 3.3 nf or larger, there is no degradation. If it is 1.5 nf, it can be a few degradation in the 200kts 1. This capacit, the same transe degradation is the same transe degradation in the capacitor closest to the VCO is too small, there can be phase noise degradation in the capacitor closest to the VCO is too small, there can be phase noise degradation in the capacitor close to the VCO is too small, there can be phase noise degradation in the 200kts 1. MMs tange, if the capacitor closest set to the VCO is too small, there can be phase noise degradation in the 200kts 2. These phase is the target of the VCO is too small, there can be phase noise degradation in the 200kts 2. These phase is the visit of the VCO is too small, there can be phase noise degradation in the 200kts 2. These phase is the visit of the VCO is too small, there can be phase noise degradation in the 200kts 2. The phase is the visit of the VCO is too small, there can be phase noise degradation in the 200kts 2. The phase is the visit of the VCO is too small, there can be phase noise degradation in the 200kts 2. The phase is the visit of the VCO is too small.
Select Device Filter Designer Phase Noise Simulation Shown Phase Noise Elter Architecture The simulation chart shown on the filter designer tab can be changed. This us useful for the user to directly see the impact of design	Phase Noise at 4534.1 MHz 
parameters.         Select Device       Filter Designer         Phase Noise         Simulation Shown       Spurs         Filter Architecture       2	Spurs at Fout         Primary Fractional           -90 </td

Filter Architecture     ?       Filter Order     ?       2nd Order     Y       Passive     Y	$C1 = \begin{array}{c} C2 = \\ R2 \\ \hline \\ $
Filter Architecture     ?       Filter Order     Filter Type       3rd Order     Passive	$\begin{array}{c c} & & & & & \\ \hline & & & & \\ \hline & & & & \\ C_1 \end{array} \xrightarrow[R_2]{} & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$
Filter Architecture     ?       Filter Order     Filter Type       4th Order     Passive	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

## 5.4 Filter Type

Passive Filter has only capacitors and resistors	$\begin{array}{c c} & & & & \\ \hline & & & & \\ \hline & & & & \\ C1 \end{array} \xrightarrow[R2]{} & & & \\ \hline & & & \\ \hline & & & \\ \hline & & & \\ \end{array}$
Active Type A Filter with op amp to boost voltage. C1 & R1 reduce speed requirements on op amp while still allowing charge pump to operate at mid voltage	$\begin{array}{c c} R1 & Vbias & R2 & C2 \\ \hline \\ C1 & & & \\ \hline \\ C1 & & \\ C1 & & \\ \hline \\ C1 & & \\ C1 & & \\ \hline \\ C1 & & \\ C1 & & \\ \hline \\ C1 & & \\ C1 & & \\ \hline \\ C1 & & \\ C1 & & \\ \hline \\ C1 & & \\ C1 & & \\ C1 & & \\ \hline \\ C1 & & \\ C1 & \\$
Active Type B Filter with op amp to boost voltage. Less optimal that Active A or Active C, but might be easier for board layout that can accommodate both active and passive filter	
Active Type C Filter with op amp to boost voltage. Most intuitive approach where a simple voltage gain is used and also least demanding for the op amp. However, this approach also multiplies the voltage noise of the op amp.	$\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$
Infinite Loop Bandwidth Theoretical filter that passes all in-band noise sources and eliminates all out-band noise sources. Useful analyze input reference and PLL noise.	
<u>O Hz Bandwidth</u> Theoretical filter that passes all out-band noise sources and eliminates all in-band sources. Useful to analyze VCO phase noise.	Î
<b>Brick Wall</b> Theoretical filter passes in-band sources in the loop bandwidth and eliminates them outside the loop bandwidth. Vise versa for out-band sources. Good to set a limit for best possible jitter.	
Ideal NonComponent Ideal filter that ignores component restrictions and the restrictions they put on parameters.	



The Filter Parameters group box has the filter design parameters of loop bandwidth, phase margin, gamma, and pole ratios.

- Auto Parameter Strategy and Auto Check boxes
  - The Auto Parameter Strategy chooses the method for choosing Loop Bandwidth, Phase Margin, Gamma, T3/T1 ratio, or T4/T3 ratio when the "Auto" checkbox is chosen and not in advanced optimizer mode. Options are Optimize Jitter, Maximize Loop Bandwidth, Minimize Loop Bandwidth, or Balance for Spurs.
  - $\circ\,$  Note that in Advanced Optimizer is used, the Auto Parameter Strategy combo box disappears
- Sliders
  - When not using the advanced optimizer and the Auto checkbox is selected, this allows the user to slide the parameter value to see interactively with the graphs what the impact is.
- Actual Value
  - The design target specifies the design target, but the actual value may be different due to component rounding.
- Min High Order Cap
  - The high order capacitor is the one closest to the VCO. It is desirable for this not to be too small so that it is not swamped out by the VCO input capacitance. Also, some devices with integrated VCO get phase noise degradation if this value is too small. PLLatinum Sim will reduce the loop bandwidth to achieve this value if necessary. The loop bandwidth can be restricted due to the Min High Order Cap or VCO input capacitance.
- Capacitor Value Step/Resistor Value Step
  - The design target specifies the design target, but the actual value may be different due to component rounding.
- Design Warnings
  - When there is some non-ideal issue that happens when the filter is designed, a design warning will appear.
     Be sure to click on the "?" box to see the meaning of this warning

## 5.6 Restrict Components

Some devices have partially integrated loop filters where one is restricted to a discrete set of values. Other times, a use might want to force a particular component value. *These forced components are for the loop filter design, not the actual values that are being simulated (these are on the main diagram).* Dark teal indicates the value is forced to the and the components designed around these values. Light blue indicates that the loop filter will be designed and then the closest value on this list will be chosen.

Restrict Components       ?         C1       0.1       nF         C2       ~ nF       R2       0.51       kΩ         C3       0.07       ~ nF       R3       5.81       kΩ         C4       0.07       ~ nF       R4       5.81       kΩ         Smart force selected values       ~	<i>Smart force selected values</i> uses the closest known partially integrated filter method and forces the dark teak components and designs the filter. Then it rounds the values to the closest value in the light teal boxes. For this example, C1, C3, C4, R2, R3, and R4 are restricted, but there is no design equations for this case, so the smart force option forces C3, C4, R3, and R4 and designs as normal, but then rounds C1 and R2 to the values on the list.
Restrict Components?C1 $0.1$ $\sim$ nFC2 $\sim$ nFR2C3 $0.07$ $\sim$ nFR3 $5.81$ $\sim$ k $\Omega$ C4 $0.07$ $\sim$ nFR4 $5.81$ $\sim$ k $\Omega$ Force selected values	<i>Force selected values</i> forces the dark teal values, regardless if there are design equations or not. Be cautions with this approach as it can lead to design failure.
Restrict Components?C1 $0.1 \lor nF$ C2 $\sim nF$ R2 $0.51 \lor k\Omega$ C3 $0.07 \lor nF$ R3 $5.81 \lor k\Omega$ C4 $0.07 \lor nF$ R4 $5.81 \lor k\Omega$ Round to listed values	<b>Round to listed values</b> designs the loop filter as it normally would with no restricted values, but then rounds to the closest value on the list.
Restrict Components?C1 $0.1 \lor nF$ $nF$ C2 $\checkmark nF$ $R2$ $0.51 \lor k\Omega$ C3 $0.07 \lor nF$ $R3$ $5.81 \lor k\Omega$ C4 $0.07 \lor nF$ $R4$ $5.81 \lor k\Omega$ Ignore these values $\checkmark$	<i>Ignore these values</i> totally ignores these values.

There are only certain combinations of forced combinations allowed that are listed in the table below:

Filter Type	Rules
	No Forced Components is always allowed for any filter order or type
All Eiltors	All Forced Components is always allowed for any filter order or type
All Fillers	• <b>R3 &amp; C3</b> can be forced if it is both components in the case of a 3 <sup>rd</sup> order filter
	• R3, C3, R4, & C4 be forced if it is all components in the case of a 4 <sup>th</sup> order filter
	• <b>R1 &amp; C1</b> both be forced only for a 2 <sup>nd</sup> order filter with no other components forced
Active Type A	• R1 or C1 can be forced for all filter orders if it is not both of them
Active Type A	• <b>R2 or C2</b> can only be forced in a 2 <sup>nd</sup> order when it is not both of them
	• R3, C3, R4, or C4 can be forced if exactly one or all of these are forced.
Active Type B and C	• <b>C1, C2, &amp; R2</b> can only be forced in 2 <sup>nd</sup> order filter and only up to one of these.
	• R3, C3, R4, & C4 can be forced if exactly one or all of these are forced.
Passive	Any One Component can be forced for any filter order

## There are also some things to keep in mind when forcing components:

- The smart force option will steer the design towards one of these valid combinations. If the regular force option is used, then the filter designer will return with an error message saying the design is not supported.
- Even in the case that the design is supported, forcing some individual may work for only a narrow range and going out side this range may result in a design failure.
- If the high order capacitor is forced, then the minimum high order capacitance constraint for the loop filter design is ignored.
- The VCO input capacitance can interact with forced components. If one forces the capacitor next to the VCO, then PLLatinum Sim adds the VCO capacitance to that. However, if one forces a different component, then it can distort the results.
  - Consider the case of a 3<sup>rd</sup> order filter passive filter with R3 forced and the value for C3 for zero VCO input capacitance is 200 pF. Now consider if one modifies this exact same design and makes the VCO input capacitance 100 pF. This will still work and it will just modify C3 to be 100 pF and all other components the same. However, if one modifies the VCO input capacitance above 200 pF, then this will return a valid filter, but the loop bandwidth and other design parameters will be off due to the VCO input capacitance
- In the case the higher order poles are forced (R3 & C3 for 3<sup>rd</sup> Order filter, R3, R4, C3, & C4 for 4<sup>th</sup> Order filter), the loop bandwidth may be restricted and the poles T3 and T4 will be restricted by these components. It is also possible to have "degenerate" filter which has C1 = 0 and T1 = 0, but that is still stable.

## 5.7 The Advanced Optimizer

The advanced optimizer appears in advanced mode when the Optimize box is set to a setting other than "disabled" as shown below. In this case, the user is optimizing the jitter subject to the condition that the phase noise at marker 5 is better than -130 dBc/Hz. These parameters are all taken from the phase noise, spur, and lock time tabs. The maximum calculation time is limited to the value specified in the Max Calculation Time box on the main diagram.





At the bottom of the filter optimizer group box are Filter Parameters Time and Restrict Components Time (only if there are a list of restricted components). Moving these sliders to the gives the optimizer more power, but takes time. Specifically, here is what the slider is really doing.

Slider Value	Time	Accuracy	Optimization Details				
0	Shortest	Minimum	None				
1			<ul> <li>Sweep BW</li> <li>Hook-Jeeves parameter sweep, 8 Steps, 12 Iterations</li> </ul>				
2			<ul> <li>Sweep BW, φ</li> <li>Hook-Jeeves parameter sweep, 16 Steps, 24 Iterations</li> <li>Perturb Components 2 steps up/down from design value</li> </ul>				
3			<ul> <li>Initial parameter search with ideal NonComponent filter</li> <li>Sweep BW, φ, γ</li> <li>Hook-Jeeves parameter sweep, 32 Steps, 48 Iterations</li> <li>Perturb Components 3 steps up/down from design value</li> </ul>				
4	Longest	Maximum	<ul> <li>Initial parameter search with ideal NonComponent filter</li> <li>Sweep BW, φ, γ</li> <li>Hook-Jeeves parameter sweep, 64 Steps, 96 Iterations</li> <li>Perturb Components 4 steps up/down from design value</li> </ul>				

The forced components (dark teal, not the rounded light blue ones) are iterated through according to the following chart.

Slider Value	Time	Accuracy	Optimization Details
0	Shortest	Minimum	Only selected values considered
1			Up to 3 values and always includes selected value, minimum value, and maximum value
2			Up to 5 values and always includes selected value, minimum value, and maximum value
3			Up to 7 values and always includes selected value, minimum value, and maximum value
4	Longest	Maximum	All Values

#### Tips for the Advanced Optimizer

- Optimizer starts out at specified parameter values. These closer that these are to optimal, the better the optimizer performs
- If optimizer runs out of time, it returns the best solution so far
- For the higher settings, increase the Max. Calculation Time

#### Filter Architecture **Before Running the Optimizer** C1 ✓ nF Filter Type 3rd Order $\sim$ Passive $\sim$ The jitter is 40.33 fs and the phase ∼ nF C2 R2 ~ kΩ Filter Parameters ? noise at 1 MHz offset (marker 5) is -C3 ~ nF R3 ~ kΩ Calculate Loop Filter 129.6. dBc/Hz. Min / Max Design Target Actual Smart force selected values ~ Loop Bandwidth 347.6694 kHz 🗹 Auto 0.01 100 419.8079 kHz This is the same setup using the Filter Optimizer ? Phase Margin 70 deg 🗹 Auto 1 89 55.045 deg LMX2820 that has been used in Setup Conditions other Tabs previous figures. The LMX2820 loop Optimize Gamma 0.24 Auto 0.0! 20 7.0675 40.33 filter is fairly well optimized for jitter Jitter (fs) $\sim$ 20 % 🗹 Auto 1 20 Parameter Achieved Limit already, so the impact will not be as T3/T1 Ratio 2.7913 % Phase Noise at MKR5 $\sim$ -129.6 -130 much as it would be for a less Disabled $\sim$ optimized design. Nevertheless, there Disabled $\sim$ is still room for optimization. 1500 Min. High Order Cap pF Actual 2200 pF Disabled $\sim$ Capacitor Value Step 10% $\sim$ Resistor Value Step 10% $\sim$ Disabled $\sim$ Filter Parameters Time

#### **Example Using the Advanced Optimizer**

Select Device Filter Designer P	hase Noise Spurs	Lock Time	Bode Plot	
Simulation Shown Phase Noise Filter Architecture ? Filter Order ?	LMX2820 Des rr Type	sign Tips	C1 nF	nts
3rd Order V Passive	~		C2 v nF	R2 V kΩ
Calculate Loop Filter	Auto Parameter Strate Optimize Jitter	egy ~	C3 nF	R3 KΩ
Loop Bandwidth 303.9525 kt	<u>t</u> <u>Min / Max</u> Hz ☑ Auto 0.0( 100 31	<u>Actual</u> 4.7386 kHz	Smart force selecte	ed values $~\vee~$
Phase Margin 54.89670 dee	g 🗹 Auto 🛛 🛛 89 6	4.1264 <b>deg</b>	Filter Optimizer Setup Conditions other	? Tabs
Gamma 16.91927	Auto 0.0! 50 1	3.5903	Optimize Jitter (fs)	✓ 40.85
T3/T1 Ratio 20 %	, 🗹 Auto 🔢 99	2.7476 %	Parameter Phase Noise at MKR5	Achieved Limit -131.3 -131
			Disabled Disabled	~
Min. High Order Cap	1500 pF Actual	1800 pF	Disabled	~
Capacitor Value Step 10%			Disabled Filter Parameters Time	

## After Running the Optimizer

Now impose the constraint that the phase noise at 1 MHz (marker 5) needs to be at least -131 dBc and find the optimal jitter under these conditions.

The max calculation time on the main screen was changed to 300 seconds and the filter parameter time was moved to the last slider position to allow maximum computational power.

Although the original loop filter was pretty well optimized already, the new filter from the advanced optimizer improves the phase noise at 1 MHz from -129.6 to -131.3 dBc/Hz while increasing the jitter by 0.5 fs.

# **Phase Noise Tab**

The phase noise tab gives the user to specify phase noise metrics. However, realize that these are read in and calculated from a database and modified automatically based on settings, so it is not necessary to override these metrics in most cases.





## 5.9 Loading Phase Noise Traces

## 5.9.1 General Method of Loading Phase Noise Traces

The phase noise tab allows the user to load a comparison trace, OSCin phase noise trace, PLL phase noise trace, or VCO phase noise trace. These are under different sections, but the general file format is:

## <Offset in Hz> + <Tab> +<Phase Noise>+ <Carriage Return>

Comma or space can also be used in place of the <tab> and any entry with an # is ignored and can be used for comments. If using excel, simply use a the first column for offset and the second one for phase noise and save as tab delimited text. The frequency is assumed to be whatever is specified on the main diagram.



Graph Settings         Points       101       Autoscale Axes         min       max         X Axis       0.0001       100       MHz         Y Axis       -200       -90       dBc/Hz         Load Comparison Trace       ?	<ul> <li>Points are used in the graph and having a very large number of points may increase computational time as this is used for numerical integration. The X Axis and Y axis should be self-explanatory.</li> </ul>
Place Noise at 2700 Mite - Trail - T - T - T - T - T - T - T - T	The comparison trace allows the user to load a trace to compare to the actual one. The most common use is to load in actual measured data so that it can be compared directly to the simulation. This is using the LMX2581 EVM with on board XO. Note the red (comparison) and black (Total) traces are I good agreement.

## 5.11 Total Phase Noise at Offsets

Total Phase Noise at Offsets         Noise           Offset (kHz)         Noise           MKR1         0.1         -99.9           MKR2         1         -109.7           MKR3         10         -118.4           MKR4         100         -121.6           MKR5         1000         -128.3           MKR6         10000         -152.7	<ul> <li>Points are used in the graph and having a very large number of points may increase computational time as this is used for numerical integration. The X Axis and Y axis should be self-explanatory.</li> <li>The comparison trace allows the user to load a trace to compare to the actual one. The most common use is to load in actual measured data so that it can be compared directly to the simulation</li> </ul>
--	---

## 5.12 Crossover Metrics

Crossover Metrics	?	
InBand to VCO	346.3 kHz	
PLL 1/f to Floor	31.7 kHz	PLLatinum Sim models OSC, PLL, and VCO phase noise using flat, $1/f$ , $1/f^2$ , and $1/f^2$
VCO 1/f^3 to 1/f^2	95.5 kHz	curves. These metrics show where these regions cross.
VCO 1/f^2 to Floor	31.3 MHz	

## 5.13 Integrated Noise and Other Noise Metrics

Integrated Noise Lower Limit Upper Limit RMS Jitter	e 1 kHz 20 MHz 40.33 fs
Other Noise Met RMS Phase Error	trics ? 0.066 deg
EVM	.115 %
Integrated Noise	1.32e-6
SNR	-58.8 dBc/Hz
Avg Noise Floor	-134.8 dBc/Hz

## 5.14 Other Noise Sources

Other Noise Sources       ?         Include Spurs       ?         Enable Loop Filter Noise       ?         Enable Distribution Path Noise       ?         Output/Distribution Path Metrics       1/f (Total)         -1000       dBc/Hz         Floor (DistPath)       -1000         GBc/Hz       1/58	<ul> <li>Include Spurs checkbox displays the spurs and adds their energy to the integrated noise metrics</li> <li>Enable Loop Filter Noise enables the noise of the resistors in the loop filter as well as the noise of the op-amp if an active filter is used</li> <li>Enable Distribution Path Noise enables the noise of the output buffer as well as any multipliers or dividers. Note that for some devices, the output buffer noise is included in the VCO where as in others, it is separated out</li> </ul>
--	--

## 5.15 OSC, PLL, and VCO Noise

## 5.15.1 Disable Option

When the option is set to Disable, the noise source is disregarded.

## 5.15.2 Use Metrics Option

#### OSC and VCO Noise Metrics

The OSC and VCO noise are modeled as the sum of 1/f^3, 1/f^2, and Floor metrics. These metrics are normalized to 1 GHz carrier and 1 MHz offset. The 1/f^3 and 1/f^2 noise are assumed to vary as 20\*log(frequency) and the floor is assumed to vary as 10\*log(frequency). They can either be manually entered or calculated by specifying three phase noise offsets. Ideally one offset should be mainly on the 1/f^3 slope, another on the 1/f^2 slope, and the third on the noise floor. PLLatinum Sim tries to solve this using three equations and three unknowns, but if one provides two points on the slope, one of them will be ignored and the noise will be modeled with less than three noise slopes. When the offsets are specified, be sure to push the button to update the VCO or PLL metrics. For the VCO metrics, there is the option to use a two-frequency model in the case that the metrics vary significantly between the minimum and maximum VCO frequency. For any VCO frequency in between, a linear interpolation is used

#### PLL Noise Metrics

For the PLL noise, the PLL figure of merit, the normalized 1/f noise (1 GHz carrier, 10 kHz offset), and the fractional PLL noise.



## 5.15.3 Use Points Option

Up to six points can be specified and points in between will be estimated. If less than six points are used, put "0" for the offset. Once these are entered, press the "Update Noise" for this to actually be applied.

OSC, PLL, and VCO Noise	?	
Disable Use Metrics	Use Points	O Load Data Data for Use Points
		Fasc (MHz) Offset (kHz) Noise Offset (kHz) Noise
		100 0.01 -86.4 10 -157.5
		Update 0.1 -118.9 100 -164.7
VCO Noise	0	0
O Disable O Use Metrics	Use Points	O Load Data
Data for Use Points	offset (kHz) Noise	Offset (kHz) Noise Offset (kHz) Noise
Fvco (MHz) 6000	10 -97	1000 -137 100000 -162
Update Noise	100 -117	10000 -156.2 0 0
Disable     Use Metrics	Use Points	O Load Data
	Data for Use Points	Office (Ma) Notes Office (Ma) Notes
	Ftest (MHz)	0.1 -145.8 100 -145.8
	2000	
	Update	
	NOISE	

## Load Trace Option

A phase noise trace can be loaded using the method previously stated.

# 6 Spurs Tab

The spurs tab gives detailed modeling of spurs including integer spurs, fractional spurs, and spurs due to crosstalk on the chip. Note that the fourth entry in the "Spurs" section is the highest spur that is not mentioned anywhere else and within the graph settings range. Spur simulations do not always perfectly match measured results and do not account setup conditions, process/temperature variations, layout, and many other factors. That being said, the spur simulator gives good insight as to where the spurs occur and some of the most common contributors to them.

Select Device Filter Designer Phase N	oise Spurs	Lock Time	Bode Plot	
LMX2820 Spur Tips  Graph Settings Autoscale Axes  Min max Xaxis 0 20000 kHz Yaxis -200 -40 dBc	Integrated Spur I Spur Power -7( Spur Jitter § Spur Area MASH Diagnostic Show MASH Sha Inject MASH Cloc	Metrics           0.855         dBc           5.03         fs           8.212e-8         2           2s         ?           apping         ck Distortion	MASH Seeds ? Seed 0 0 Seed 1 Calculate Spurs	0
Spurs         Image: Year of the second	SpurMechanisms Bode Gain (dB)           VCO         Rolloff         S           0         -118.5         0         -136.5           0         -147.1         2.7         -1.4	2         Spurce         Spur           Leakage         -360,4         -360,4           Leakage         -378,4         -378,4           Leakage         -378,4         -378,4           MASH_NonLinear         -77,4	Source         Spur           4         Pulse         -119.4           4         Pulse         -143.4           9         Pulse         -157.5           MASH_Linear         -102.8	Source         Spur           VCOXtalk         -98           VCOXtalk         -104           VCOXtalk         -107.6
Offset (kHz)         Type         Spur (dBc)           S1         500         Sub Frac         -104.2           S2         200         Prim Frac         -88.6           S3         300         Sub Frac         -81.3	VCO         Rolloff         S           2         0         1           -6.6         .9         1	Source         Spur           MASH_NonLinear         -104,2           MASH_NonLinear         -88.6           MASH_NonLinear         -81.3	2 MASH_Linear -131.2 MASH_Linear -123.5 MASH_Linear -112.7	<u>Source Spur</u>

## 6.1 Spur Chart and Decomposition Chart



For the graph settings, one thing to keep in mind is that if one is doing fractional spurs, increasing the X axis has a dramatic impact on calculation time for fractional spurs. If this time exceeds Max Calculation Time on the Main Diagram, then the calculation will stop. In summary, if simulating in fractional mode with many small fractional spurs, do not set the max Xaxis to be orders of magnitude larger than needed.

## 6.3 Spurs Box

Spurs ?		
Offset (kHz)	Type	Spur (dBc)
200000	Fpd	-98
400000	Fpd (x2)	-104
600000	Fpd (x3)	-107.6
600	Prim Frac	-77.4
<u>Offset (kHz)</u>	Type	Spur (dBc)
S1 500	Sub Frac	-104.2
S2 200	Prim Frac	-88.6
S3 300	Sub Frac	-81.3
53 300	Sub Frac	-81.3

## 6.4 Integrated Spur Metrics

Spur Jitter5.03fsSpur Area8.212e-8
------------------------------------

## 6.5 Spur Mechanisms

	Spurs ?			- Spurt Bode	<b>Aechanism</b> e Gain (dB)	S?							
	<u>Offset (kHz)</u>	Type	Spur (dBc)	VCO	Rolloff	Source	Spur	Source	Spur	Source	Spur		
	200000	Fpd	-98	0	-118.5	Leakage	-360.4	Pulse	-119.4	VCOXtalk	-98	spur mechanisms gives an i	dea or
	400000	Fpd (x2)	-104	0	-136.5	Leakage	-378.4	Pulse	-143.4	VCOXtalk	-104	what mechanisms are contr	ibuting
	600000	Fpd (x3)	-107.6	0	-147.1	Leakage	-388.9	Pulse	-157.5	VCOXtalk	-107.6	to each spur. Be sure to click	on the
	600	Prim Frac	-77.4	2.7	-1.4	MASH_NonLinear	-77.4	MASH_Linear	-102.8			"?" icon in spur mechanisms	to get
	Offect (kHz)	Tune	Sour (dBc)	VCO	Dolloff	Course	Court	Course	Court	Course	Court	detailed descriptions of what	t each
	Oliser (KT12)	Type	<u>opur (ubc)</u>	VCO	NOIIOI	Source	opur	Source	opur	Source	opur	- <b>f</b> + <b>b b</b>	
5	500	Sub Frac	-104.2	2	0	MASH_NonLinear	-104.2	MASH_Linear	-131.2			of these mechanisms are.	
\$	2 200	Prim Frac	-88.6	-6.6	.9	MASH_NonLinear	-88.6	MASH_Linear	-123.5				
\$	3 300	Sub Frac	-81.3	-2.5	1	MASH_NonLinear	-81.3	MASH_Linear	-112.7				



## 6.7 MASH Seeds

MASH seeds impact the initial starting values and numerical sequence of the MASH engine, thus impacting fractional spurs. They can be used to optimize spurs for smaller denominators (say <=1000). Also, they can shift phase and cause unwanted spurs. PLLatinum Sim models their impact.

MASH Seeds     ?       Seed 0     0       Calculate Spurs     ✓	<i>Calculate Spurs</i> finds the spur levels with the given seed values.
MASH Seeds       ?         Seed 0       0         Optimize Seeds for Spur Jitter       ✓         Find Optimal Seeds	<b>Optimize Seeds for Spur Jitter</b> searches through the seeds to find the values that minimize the spur jitter in the integrated spur metrics group.
MASH Seeds       ?         Seed 0       0         Optimize Seeds for Spur Index       ~         Find Optimal Seeds	<b>Optimize Seeds for Spur Index</b> searches through the seeds to find the values that minimize 3*S1+2*S2+S3. S1, S2, and S3 are specified in the Spurs group box.
MASH Seeds     ?       Seed 0     0       Optimize Seeds for Spur Margin        S1     -100     S2     -88     S3     -81       Find Optimal Seeds	<b>Optimize Seeds for Spur Margin</b> searches for the spurs that gives the most margin. It compares the S1, S2, and S3 spurs in the spur group to the S1, S2, and S3 design targets in the MASH Seeds group and tries to maximize the margin for the worst case spur.

# 7 Lock Time Tab

The lock time tab gives the ability to model the lock time. This includes VCO digital calibration time, lock time to frequency, lock time to phase, and a discrete lock time model that accounts for the discrete sampling action of the phase detector and nonlinearity of the charge pump. Due to longer potential computation times, the discrete model is only calculated when the "Calculate Discrete LT" button is pressed.

Select Device Filter Designer	Phase Noise	Spurs	Lock Time	Bode Plot	
LMX2820 Lock Time Tips					
Graph Settings Points 501 ✓ Autoscale Axes min max X Axis 0 100 us Y Axis 4200 5400 MH	Ηz		_		
Load Comparison Trace	VCO	Calibration	?		
Include VCO Calibration Tim	ne ? V	Core VCO4	ime 31.6 us	Cal Start Frequency	0 Calibration
Frequency Response ?	Analo	g Model		Discrete Mode	I
Final Frequency 4534.1	MHz Analo	og Lock Time	25 us	Discrete Lock	Time 24.9 us
Start Frequency 4400	MHz Total	Lock Time	56.6 us	Total Lock Tim	e 56.5 us
Settle Tolerance 1000	Hz Peak	Time	US	Peak Time	100 us
	Peak	Frequency	4400 MHz	Peak Frequence	y 4534.1 MHz
Phase Response ?	- Analo Analo	g Model g Lock Time	26.9 <b>us</b>	Discrete Model Discrete Lock	Time 26.9 us
	Total	Lock Time	58.5 us	Total Lock Tim	e 58.5 us
Settle Tolerance	deg Peak	Time	32.2 us	Peak Time	32.3 us
	Peak	Phase	1039.8 deg	Peak Phase	-1052.6 deg
Discrete Lock Time Mode	Cyc Tîm	Calculate Dis de Slips e to First Cycle S	icrete LT 0 lip <sub>n/a</sub> us	✓ Enable Fastlock Timeout Glitch Kpd 15.4 C2 68 C3 C3 2.2	Pock       0     us       0     kHz       R2     ~       Fpd     200       R2     0.0141       R3     0.0182



## 7.2 Lock Time Tips



#### 7.3 Graph Settings and Comparison Trace



## 7.4 VCO Calibration Time

Noise Spurs LOCK IIme Bode Plot	For devices with integrated VCO, the calibration time can also be modeled. Often there is a special speed-up mode that goes by different names (Called "Instant VCO Calibration") for this device. Click the "?" for device specific information on this feature.
VCO Calibration         ?           StartCore         VC04         ✓         Cal Start Frequency         10500         MHz           ?         VCO Calibration Time         31.6 us         ?         Instant VCO Calibration	The VCO Calibration Start group allows the user to specify the starting core and frequency. Depending on the device and choice for the special speed up mode this box will be labeled "Cal Start Frequency" or "Cal Assist Error".

#### **Frequency Response Box**

Frequency Response ?	Analan Madal		- Discrete Medel	
Final Frequency 4534.1 MHz	Analog Model Analog Lock Time	25 us	Discrete Lock Time	24.9 us
Start Frequency 4400 MHz	Total Lock Time	56.6 us	Total Lock Time	56.5 us
Settle Tolerance 1000 Hz	Peak Time	us	Peak Time	100 us
	Peak Frequency	4400 MHz	Peak Frequency	4534.1 MHz

The frequency reponse box models the frequency response. The start and final frequencieshave restrictions and get automatically updated based on these. The start and final frequencies have to use the same output divider, the Cal Start frequency updates the start frequency for some devices with VCO calibration, and the start and final frequencies cannot be outside the VCO range (including dividers/multipliers). The Analog Model assumes poles and zeros of the loop filter and uses the continuous time approximation to model the charge pump. The Discrete Model can be enabled to model the discrete modeling action of the phase detector.

## 7.5 Phase Response Box

Frequency Response ?		Analog Model		Discrete Model	
Final Frequency 4534.1	MHz	Analog Lock Time	25 us	Discrete Lock Time	24.9 us
Start Frequency 4400	MHz	Total Lock Time	56.6 us	Total Lock Time	56.5 us
Settle Tolerance 1000	Hz	Peak Time	us	Peak Time	100 us
		Peak Frequency	4400 MHz	Peak Frequency	4534.1 MHz

The phase response box models the phase of the output and lock time to a phase. A nonzero entry for the Phase Disturbance can be given to model a step response in phase and this is shown in the graph on the lower left.

## 7.6 Discrete Time Modeling of Lock Time

The discrete lock time modeling calculates the lock time by calculating the frequencies, phases, and loop filter voltages at every cycle of the charge pump. It is run whenever the "Calculate Discrete LT" button is pushed. Some things to keep in mind.

- The discrete lock time model works after the VCO calibration is finished. For the examples in this section, the VCO calibration was disabled to make the impact of the discrete lock time modeling more obvious.
- The discrete lock time model only calculates when "Calculate Discrete LT" button is pushed
- If the calculation takes longer than Max Calculation Time on the Main Diagram, it truncates the X axis time.





## 7.6.1 Transient Phase Response for Discrete Modeling of Lock Time





When lock time is modeled in a discrete way, the secondary lock time graph shows some additional information. It compares the analog and discrete modeling of the phase error. If the frequency change is small, then these graphs match at least a little. But if there is a large frequency change (relative to the loop bandwidth), then cycle slipping can occur and the discrete model shows a larger phase error and the graph may not show state phase error (although the actual PLL does settle to zero steady state phase. The charge pump on time shows how long the charge pump comes on. A negative time indicates that the charge pump is pumping in the negative direction. So a -8 ns charge pump on time means that the charge pump is sinking current for 8 ns.

Clicking the "Show All Points" option is useful if one is interested in the charge pump on time. Often times, the number of points is too small to show all the interesting behavior, but checking this option calculates at every charge pump event to really show all the detail. *However, it ,may take much longer to calculate.* 



## Show Calculated Points

## 7.6.2 Nonlinear Modeling of the Charge Pump

This is using the same example as before except now adding additional parameters for nonlinear modeling. One can enter a "0" in any of the fields to have it not impact calculations.

Discrete Lock Time Model ?	
	Calculate Discrete LT
Show Calculated Points	Cycle Slips 36
Apply Non Ideal Modeling	Time to First Cycle Slip 0.18 us
NonIdeal Modeling ?	05 - 05
CP Mismatch 5 %	Freq. 8700 9200 MHz
CP Leakage 1 nA	Kvco 100 140 MHz/V
CP Min On Time 20 ps	CPKnee 0 100 MHz

## Charge Pump Mismatch, Leakage, and Minimum On Time

- **CP Mismatch** is the amount that the positive charge pump current is greater than the negative charge pump current
- CP Leakage is the amount of leakage current that occurs when the charge pump is off
- CP Min On Time is the minimum charge pump on tome
- **CP On Time Low** is calculated on time for the last time the charge pump was sinking current.
- **CP On Time High** is calculated on time for the last time the charge pump was sourcing current.

## Modeling @Fmin and @Fmax

- Freq. specifies the minimum and maximum frequencies that apply to the two boxes below
- *Kvco* is the VCO gain at the above minimum and maximum VCO frequencies
- **CPKnee** is the knee for the charge pump and models the effect of the charge pump current being reduced when the tuning voltage is near the rails of the charge pump. CPKnee of "0" means disregard and CPKnee cannot be negative.

$$\circ Sink Current = -Kpd \cdot \left(1 - \exp\left(\frac{Fvco - Freq@Fmin}{CPKnee@Fmax}\right)\right)$$
  
$$\circ Source Current = Kpd \cdot \left(1 - \exp\left(\frac{Freq@Fmax - Fvco}{CPKnee@Fmin}\right)\right)$$

Here is how the Kvco and charge pump current would be calculated for the above example.

Frequency (MHz)	Kvco (MHz/V)	Sink Current	Source Current	Settings
8700	84.2	0	Kpd	Fmin = 8700 MHz
8800	98.2	-0.632 <sup>.</sup> Kpd	Kpd	Fmax = 9200 MHz
8900	112.2	-0.865 <sup>.</sup> Kpd	Kpd	CPKnee@Fmin = 0 MHz
9000	126.2	-0.950 <sup>.</sup> Крd	Kpd	CPKnee@Fmax = 100 MHz
9068.2	135.7	-0.975 <sup>.</sup> Kpd	Kpd	Kvco@Fmin = 84.2 MHz
9100	140.2	-0.982 <sup>.</sup> Kpd	Kpd	Kvco@Fmax = 154.2 MHz
9200	154.2	-0.993 · Kpd	Крд	



	Fastlock refers to switching in a faster switching loop filter initially when the analog lock time begins (after VCO frequency calibration) and then switching it out after a certain amount of time.
Enable Fastlock	
	Note: Although PLLatinum Sim may show Fastlock, this does not imply that the device
	has timeout counters, switches, and changeable charge pump gain to support Fastlock.
	In other words, external circuitry would be required if not integrated on the PLL IC
	itself.
Fastlock ?	Fastlock Settings
Timeout 0 us Optimize	• <i>Timeout</i> is how long fastlock is engaged before it is switched out.
Glitch 0 kHz Revert ~	• <b>Glitch</b> is assumed glitch that occurs when fastlock is switched out.
	• <i>Kpd</i> is the effective charge pump current during fastlock.
Kpd 15.4 Fpd 200	• <b>Fpd</b> is the effective phase detector frequency during fastlock.
C2 68 R2 0.068	• <b>C2, C3, C4, R2, R3, R4</b> are the effective loop filter values during fastlock.
C3 2.2 R3 0.018	Note: If one does NOT want the fastlock timeout count to be automatically applied
	and show when the disctete model is calculated, ensure that the combination box is
	selected to anything but "Timeout"
	Fastlock Component Optimizer
	Pressing the Optimize button optimizes the component values to minimize lock time
	during fastlock. It has a few different options what to optimize
	• <i>Timeout</i> optimizes analog timeout count when the "Optimize" button is pushed.
Optimize	If discrete model is run with this option chosen and a nonzero option for the
	timeout count, it updates it for the optimal discrete model timeout count.
R2 ~	<b>R2</b> optimizes only the effective value of R2
	C2 optimizes only the effective value of C2
	• C3, C4, R2, R3, R4 optimizes these components.
	All but C1 optimizes all components except C1.
	• <b>Revert</b> changes all component values back to the ones on the main diagram.





# 8 Bode Plot Tab

Select Device	Filter De	signer Ph	ase No	ise Spur	rs Lock	Time	Bode Plot			
Graph Setti Points	ings 101 e Axes	X Axis Y Axis	min 0.0 -1	max 001 100 100 100	MHz dB/degrees					
Loop Filter	Loop Filter Characteristics ? Bode Plot Markers									
Loop Band	width	419.80795	kHz	Offset (kHz)	VCO Gain (dB)	Open L	.oop (dB)	Closed Loop (dB)		
Phase Marg	gin	55.045	deg	1	-84.4		84.4	33.1		
Gamma		7.0675		10	-44.7		44.7	33.2		
T3/T1 Rati	o	2.7913	%	100	-13.4		14	33.8		
T4/T3 Rati	o		%	1000	2.2		-10.8	24.5		
Gain Margir	n	34.7	dB	10000	0		-49.5	-16.4		
Damping Fa	actor	0.6926654	dB	10000						
Natural Fre	quency	303.03803	kHz							
Closed Lo	oop Po	les ?		-						
	Real	Ir	nagina	ry H	requency	- 4-11-				
р0	-2.183	33e6	2	.8859e6	4.3981e-11	S/KHZ				
p1	-2.183	33e6	-2	.8859e6	4.3981e-11	s/kHz				
p2	-2.33(	03e5		0e0	6.8298e-10	s/kHz				
p3	-1.679	97e8		0e0	9.4752e-13	s/kHz				

## 8.1 Graph and Poles and Time Constants

